




Metal Oxide Semiconductor (MOS) TRANZISTOR N-TIPA




Simboli MOSFET-a



4-Terminal




Simplified




Simplified


n-channel MOSFET



4-Terminal




Simplified




Simplified

p-channel MOSFET

FORMIRANJE KANALA




NMOS TRANZISTOR - ISKLJUČEN



(a) Kada je $V_{GS} = 0\text{ V}$, tranzistor je isključen


NMOS TRANZISTOR - UKLJUČEN



(b) Kada je $V_{GS} = 5 \text{ V}$, tranzistor je uključen

NMOS - u stanju zakočjenja


$$U_{gs} < V_T$$



Cutoff:
No Channel
 $I_{ds} = 0$

NMOS - u linearnoj oblasti (omska oblast)

$$I_D = k'_n \frac{W}{L} \left[(U_{GS} - V_T) U_{DS} - \frac{1}{2} U_{DS}^2 \right]$$



$$U_{gs} > V_T$$


$$U_{ds} < U_{gs} - V_T$$


Linear:
Channel Formed
 I_{ds} Increases with V_{ds}

$$R_{DS} = U_{DS} / I_D = 1 / \left[k'_n \frac{W}{L} (U_{GS} - V_T) \right]$$


NMOS - oblast zasicenja (karakteristika)

$$I_D = \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_T)^2 \quad k'_N = (2 \div 2,5) \cdot k'_P$$






(a) Omska oblast




(b) Granica između omske oblasti i oblasti zasićenja

$$U_{ds} = U_{gs} - V_T$$




(c) Oblast zasićenja karakteristika


Izlazna karakteristika idealnog NMOS tranzistora




Izlazna karakteristika idealnog PMOS tranzistora




OBLASTI RADA NA STRUJNO-NAPONSKOJ KARAKTERISTICI NMOS TRANZISTORA



STRUJNO-NAPONSKA KARAKTERISTIKA NMOS TRANZISTORA




Long Channel




Short Channel

Dinamičko ponašanje MOS tranzistora


KAPACITIVNOSTI NMOS TRANZISTORA



KAPACITIVNOST GEJTA MOS TRANZISTORA



Top view




Cross section

$$C_{gate} = C_{gs} + C_{gd} + C_{gb}$$




$$C_{gate} = \frac{\epsilon_{ox}}{t_{ox}} WL$$

Capacitance: The Parallel Plate Model




$$C_{int} = \frac{\epsilon_{di}}{t_{di}} WL$$

$$S_{Cwire} = \frac{S}{S \cdot S_L} = \frac{1}{S_L}$$




Kapacitivnost
gejta pri
zakocenju (a),
linearnom
rezimu (b) i
zasicenju (c)
MOS T-a

Varijacije kapacitivnosti gejta sa promenom U_{GS}



Gate Capacitance





Operation Region	C_{gb}	C_{gs}	C_{gd}
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

Most important regions in digital design: saturation and cut-off


MOS FET KAO INVERTOR

$$I_D = k'_n \frac{W}{L} \left[(U_{GS} - V_T) U_{DS} - \frac{1}{2} U_{DS}^2 \right]$$


$$I_D = \frac{1}{2} k'_n \frac{W}{L} (U_{GS} - V_T)^2$$




Struktura NMOS logičkih kola




N-MOS INVERTOR



(a) NMOS inverter



(b) $V_x = 5\text{ V}$



$$V(1)_{OUT} = V_{DD} - V_T$$

Struktura CMOS logičkih kola

